Hi, I'm

Eric Wen

_

Building at the intersection of machine learning and silicon.

EECS Alum at UC Berkeley with a passion for the intersection of AI and hardware. My work spans agentic systems for hardware design & verification and LLM agent research.

LLM Agents ASIC Design & Verification Cadence EAD Tooling Synopsys EAD Tooling
EECS AI @Berkeley
Eric Wen
SCROLL
02. PROJECTS

Projects

Things I've worked on over the years

UC BERKELEY · EE-194 · 2026
🏆 Best Student Poster Award — 2026 SLICE Retreat

Penguin SoC / Atlas NPU — TSMC 16nm Tapeout

Built verification infrastructure and verification agents from scratch for an ASIC (Atlas NPU) designed to accelerate VLA physical intelligence models, taped out on TSMC's 16nm process. Team was awarded Best Student Poster at the 2026 UC Berkeley SLICE Lab retreat.

ASIC Verification Chisel TSMC 16nm VLA Models
SYNOPSYS · 2024

LLM Copilot for EDA @ Synopsys

Built a RAG-based copilot with LangChain to explain, debug, and generate TCL scripts for analog circuit simulations. Fine-tuned ColBERT to 98% retrieval accuracy. Deployed company-wide to 9,000+ engineers — replacing a legacy automation team.

RAG LangChain ColBERT TCL Vector DB
03. EXPERIENCE

My Journey

Aug 2026 — Present
Design Verification & Machine Learning Engineer
Apple

Apple SoC

Full-time Design Verification Machine Learning
Jan 2025 — Present
Student Researcher
Berkeley Artificial Intelligence Research (BAIR)

Research on interactive real-time LLM agents using asynchronous I/O and speculative tool calling — published on arXiv. Advised by Josh Kang.

LLM Agents Benchmarking
May 2025 — Aug 2025
Design Verification & Machine Learning Intern
Apple

Led development of SimSight using LLMs and graph theory to resolve clock power gating issues in Apple Fabric SoCs. Built advanced LLM chains for failure categorization and signal analysis on waveforms.

Internship LLM Agents Cadence Verisium Indago Python SoC Verification
May 2024 — Dec 2024
Hardware Automation & ML Intern
Synopsys Inc.

Designed a RAG-based LLM copilot for TCL script generation and debugging. Fine-tuned ColBERT for 98% retrieval accuracy. Integrated into Synopsys' internal AI assistant, used by 9,000+ analog engineers globally.

Internship RAG LangChain Fine-tuning Vector DB TCL
Jan 2023 — Dec 2024
VP Projects & Member
Machine Learning @ Berkeley

Cultivated industry and academic partnerships with Synopsys, Kibsi, Bright Machines, and Lightning AI. Managed projects worth 6+ figures cumulatively over two terms as VP Projects.

Leadership ML Projects
Jun 2022 — Aug 2022
Electrical Engineering Intern
Kezen Thermal

Hands-on electrical engineering internship at an industrial electrical company in Calgary, Alberta. First industry exposure to hardware engineering right out of high school. Thank you to Justin and Curtis for their mentorship!

Electrical Engineering
B.S. Electrical Engineering and Computer Sciences
University of California, Berkeley
May 2026 · Berkeley, CA
🏆 Cal Alumni Leadership Award
🏆 Best Student Poster Award — 2026 SLICE Retreat (Penguin SoC / Atlas NPU)
04. CONTACT

Contact Me

I'm always open to discussing new ideas! Whether you're working on AI, hardware, or the intersection of both — let's talk.

ericwen10@berkeley.edu